

A Fine Pitch MEMS Probe Card with Built in Active Device for 3D IC Test

Florent Cros

Lakshmikanth Namburi

Yong Hong

Ting Hu

Robert Smith

ADVANTEST

Lakshmi.nambury@advantest.com

Gary Maier

Van Thanh Truong

Hsichang Liu

Katsuyuki Sakuma


IBM

gmaier@us.ibm.com

Overview

- Probe Card Architecture
- 3D Silicon Technology: Role of Test
- Probing Challenges & Benefits of Active Probe Card
- The Probing Solution
- Test Results
- Summary
- Acknowledgements

Active MEMS Probe Card Architecture



Active MEMS Probe Card Challenges and Benefits




- Examples of current / future Challenges
 - Silicon and Packaging Technology Scaling
 - New Test Insertions and More Test Partitioning
- Benefits of using an Active Probe Card
 - Mitigate Rising Cost of Test (COT)
 - Extend ATE and Bench Instrumentation
 - Inter-strata In-Out (ISIO) Buffering / Performance Testing
 - Chip to Probe Centric Design for Test (DFT)


3D Silicon Technology : Test then Stack

- Why test before stacking?
 - Design verification / Defect isolation
 - Reduces yield loss
 - Enables integration of chips from different suppliers

“Stack, Then Test”,
Can be Achievable With
Available Technologies




“Test, Then Stack”,
→ Need for Active Probe Card




Active MEMS Probe Card




- Over 1300 IO's
- 50 μ m min pitch
- 5,000 Powers and Grounds
- Four (4) power planes



V93k platform




Probe head with Active die and MEMS Probes




Top down view of the Active die and MEMS Probes

Active MEMS Probe Card




Detail of the Active PC, at 50 μ m (minimum) pitch MEMS probes



Example of a Fine Pitch MEMS Probe

- Operating OD: 15 μ m
- Scrub Length: 10-15 μ m
- Force: 0.2 gF



Active MEMS Probe Cross-Section



*SEM: typical cross section of an
Active die with MEMS probes*

Low Force MEMS Probe


- Why MEMS?
 - Wafer Scale manufacturing
 - Lithographic scaling and planarization
 - No probe-count limitations
 - Short probe length for better electrical performance
- Low Force?
 - Optimized high tip pressure (tip design) and scrubbing action (spring design) to achieve adequate CRES performance.
 - Minimal damage to all test contact surfaces
 - Enables inline product test




*Example of a scrub mark on a
25um "uC4"*

CRES on uC4


- Contact resistance on μ C4 lead free solder bumps at -10C, 25C, and 85C
- Examples of Mean CRES* Value per Die, 52 channels, 100mA current:



14 μ m OD at -10C: <1.8 Ω



14 μ m OD at 25C: <0.6 Ω



14 μ m OD at 85C: <1.5 Ω


*CRES each channel = Resistance on bumps (Path + CRes) – Resistance on Gold (Path + CRes)

Functional Testing

- Wafer Test Flow
 - External IO and Inter-strata IO (ISIO) DC Pin Testing
 - Power Supply Shorts and Standby Current
 - Structural ATPG Scan and Logic Test
 - Array Built In Self Test (ABIST)
 - Performance Inter-strata Input / Output (ISIO) Test
- 3D Wafer Level eDRAM and ISIO AC Characterization
 - Fmax, Vmin / Vmax
 - Stack Power / Thermal
 - Logic , eDRAM, and ISIO Performance Measurements


eDRAM and ISIO Performance Test

- eDRAM, logic, etc. is 100 % tested through TSV, ISIO, C2C interconnects, Pre-stack for KGS



Dynamic Power and Thermal Monitoring


- Active Probe Card monitors die Thermal and Power Sensors dynamically
- Active MEMS Probe enables Very Fast Response Time for Power Switching, Voltage Regulation, and Clock Controls
- Flexible for Adaptive Test, Sequential Testing, and Chip Test Partitioning



Example of a thermal “map” during testing

Performance Variation Localization

- Performance variation can be quickly measured and isolated with Active MEMS probe measurement systems for AC yield learning at wafer test



Relative Location of Performance Sensor/circuitry on the DUT

Summary

- Bonded MEMS Probes to a thin Active Die with TSV, attached to a complex space transformer stack to form a fully functional probe card
- Demonstrated full DC and AC functional testing on 3D chips with 50 μ m pitch μ Pillars at the Wafer Level

Acknowledgements



- Gary Maier / IBM SRDC project lead, test development
- Matt Wordeman / IBM Research 3D Circuit Design , Architect
- Joel Silberman / IBM Research 3D Floor Planning, Physical Design, Simulation
- Van Thanh Truong / IBM Bromont Packaging, probe BA
- Luc Guerin / IBM Bromont Packaging, probe BA
- Thuy Tran Quinn / IBM 3D wafer finishing (probe , test wafer)
- Eric Perfecto / IBM Chip Interconnect development
- Katsuyuki Sakuma / IBM Packaging, Probe BA R & D
- Michael Gaynes / IBM Under Fill Research
- Steve Wright / IBM Probe , SOC, 3D Integration Research
- Hsiang Liu / IBM Construction Analysis
- Norman Robson
- Dan Berger
- Subu Iyer
- Robert Smith / AAI Technical Lead
- Florent Cros / AAI Sr. Manager Process Integration
- Lakshmikanth Namburi / AAI Sr. Director of R&D
- Yong Hong / AAI Probe Applications Engineering Manager
- Ting Hu / AAI Sr. Design Engineer
- Feng Lo / Lithography Manager
- Michael Chang / R&D Engineer
- Shahram Mehdizadeh / Sr. Plating Engineer
- Jane Tran / Packaging Engineer
- AAI Manufacturing & Quality Teams
- Greg Medrick / AAI General Manager , Advanced Probe Cards